A computational digital-pixel-sensor VLSI featuring block-readout architecture for pixel-parallel rank-order filtering.

Benjamas Tongprasit, Kiyoto Ito, Tadashi Shibata

Browse the full ISCAS paper archive.