A RISC-V Coprocessor to Accelerate Structured Sparse-Dense Matrix Multiplications.

Rohan Krishna Vijayaraghavan, Ahmed Kamaleldin, Pruthul Pradeep Andy, Diana Ghringer

Browse the full ISCAS paper archive.