Interconnect delay optimization via high level re-synthesis after floorplanning.

Yunfeng Wang, Jinian Bian, Xianlong Hong

Browse the full ISCAS paper archive.