A 2Gb/s high-speed scalable shift-register based on-chip serial communication design for SoC applications.

I-Chyn Wey, Lung-Hao Chang, You-Gang Chen, Shih-Hung Chang, An-Yeu Wu

Browse the full ISCAS paper archive.