Skip to content

Low complexity VLSI implementation of a joint successive interference cancellation with interleaving scheme.

Bob Ka-Man Wong, Chi-Ying Tsui, Roger S.-K. Cheng

VenueCISCAS
Year2000
ProceedingsISCAS

Browse the full ISCAS paper archive.