Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design.

Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang

Browse the full ISCAS paper archive.