A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time.

Chia-Tsun Wu, Wei Wang, I-Chyn Wey, An-Yeu Wu

Browse the full ISCAS paper archive.