Skip to content

A low-area interconnect architecture for chip multiprocessors.

Zhiyi Yu, Bevan M. Baas

VenueCISCAS
Year2008
ProceedingsISCAS

Browse the full ISCAS paper archive.