A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline.

Rong Zhou, Kwen-Siong Chong, Tong Lin, Bah-Hwee Gwee, Joseph S. Chang

Browse the full ISCAS paper archive.