Optimization of power dissipation and skew sensitivity in clock buffer synthesis.

Jae W. Chung, De-Yu Kao, Chung-Kuan Cheng, Ting-Ting Y. Lin

Browse the full ISLPED paper archive.