Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGA.

Benjamin Stefan Devlin, Makoto Ikeda, Kunihiro Asada

Browse the full ISLPED paper archive.