A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering.

Hidehiro Fujiwara, Koji Nii, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto

Browse the full ISLPED paper archive.