An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors.

Catherine H. Gebotys, Robert J. Gebotys

Browse the full ISLPED paper archive.