Transistor reordering for low power CMOS gates using an SP-BDD representation.

Alexey Glebov, David T. Blaauw, Larry G. Jones

Browse the full ISLPED paper archive.