An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS.

Steven Hsu, Amit Agarwal, Kaushik Roy, Ram Krishnamurthy, Shekhar Borkar

Browse the full ISLPED paper archive.