Energy optimization of multi-level processor cache architectures.

Uming Ko, Poras T. Balsara, Ashwini K. Nanda

Browse the full ISLPED paper archive.