A novel approach for variation aware power minimization during gate sizing.

Venkataraman Mahalingam, N. Ranganathan, Justin E. Harlow III

Browse the full ISLPED paper archive.