0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM.

Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yoshimoto

Browse the full ISLPED paper archive.