Low power logic synthesis under a general delay model.

Unni Narayanan, Peichen Pan, C. L. Liu

Browse the full ISLPED paper archive.