Skip to content

A low power SRAM using auto-backgate-controlled MT-CMOS.

Koji Nii, Hiroshi Makino, Yoshiki Tsujihashi, Chikayoshi Morishima, Yasushi Hayakawa, Hiroyuki Nunogami, Takahiko Arakawa, Hisanori Hamano

VenueAISLPED
Year1998
ProceedingsISLPED

Browse the full ISLPED paper archive.