A pipeline architecture with 1-cycle timing error correction for low voltage operations.

Insup Shin, Jae-Joon Kim, Yu-Shiang Lin, Youngsoo Shin

Browse the full ISLPED paper archive.