A 0.5V/100 MHz over-VCC grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes.

Hiroyuki Yamauchi, Toru Iwata, Hironori Akamatsu, Akira Matsuzawa

Browse the full ISLPED paper archive.