Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS.

Tadashi Yasufuku, Satoshi Iida, Hiroshi Fuketa, Koji Hirairi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai

Browse the full ISLPED paper archive.