Variation-aware gate sizing and clustering for post-silicon optimized circuits.

Cheng Zhuo, David T. Blaauw, Dennis Sylvester

Browse the full ISLPED paper archive.