An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs.

Yannan Nellie Wu, Vivienne Sze, Joel S. Emer

Browse the full ISPASS paper archive.