Skip to content

Scan chain design for test time reduction in core-based ICs.

Joep Aerts, Erik Jan Marinissen

VenueAITC
Year1998
ProceedingsITC

Browse the full ITC paper archive.