Defect-Oriented and Time-Constrained Wafer-Level Test-Length Selection for Core-Based Digital SoCs.

Sudarshan Bahukudumbi, Krishnendu Chakrabarty

Browse the full ITC paper archive.