Test Methodology for Motorola's High Performance e500 Core Based on PowerPC Instruction Set Architecture.

Robert Bailey, A. Metayer, B. Svrcek, Nandu Tendolkar, E. Wolf, Eric Fiene, Mike Alexander, Rick Woltenberg, Rajesh Raina

Browse the full ITC paper archive.