A programmable BIST architecture for clusters of multiple-port SRAMs.

Alfredo Benso, Stefano Di Carlo, Giorgio Di Natale, Paolo Prinetto, Monica Lobetti Bodoni

Browse the full ITC paper archive.