Skip to content

Design and implementation of a parallel automatic test pattern generation algorithm with low test vector count.

Robert Butler, Brion L. Keller, Sarala Paliwal, Richard Schoonover, Joseph Swenton

VenueAITC
Year2000
ProceedingsITC

Browse the full ITC paper archive.