A scalable architecture for VLSI test.

Ed Chang, David Cheung, Robert E. Huston, Jim Seaton, Gary Smith

Browse the full ITC paper archive.