Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ITC
/
Paper
A Test-Clock Reduction Method for Scan-Designed Circuits.
Jau-Shien Chang
,
Chen-Shang Lin
Venue
A
ITC
Year
1994
Proceedings
ITC
DBLP record
conf/itc/ChangL94 ↗
Browse the full
ITC paper archive
.