Low power test application with selective compaction in VLSI designs.

Dariusz Czysz, Janusz Rajski, Jerzy Tyszer

Browse the full ITC paper archive.