A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath.

V. R. Devanathan, Sumant Kale

Browse the full ITC paper archive.