Sequential logic synthesis for testability using register-transfer level descriptions.

Abhijit Ghosh, Srinivas Devadas, A. Richard Newton

Browse the full ITC paper archive.