Skip to content

Optimizing the Timing Architecture of a Digital LSI Test System.

Richard F. Herlein

VenueAITC
Year1983
ProceedingsITC

Browse the full ITC paper archive.