Fault simulation of logic designs on parallel processors with distributed memory.

Leendert M. Huisman, Raja Daoud

Browse the full ITC paper archive.