Skip to content

Delay fault testing of IP-based designs via symbolic path modeling.

HyungWon Kim, John P. Hayes

VenueAITC
Year1999
ProceedingsITC

Browse the full ITC paper archive.