Optimal placement of IEEE 1149.1 test port and boundary scan resources for wafer scale integration.

David L. Landis, Padmaraj Singh

Browse the full ITC paper archive.