An on-chip self-test architecture with test patterns recorded in scan chains.

Kuen-Jong Lee, Pin-Hao Tang, Michael A. Kochte

Browse the full ITC paper archive.