Skip to content

Hierarchical test assembly for macro based VLSI design.

Jens Leenstra, Lambert Spaanenburg

VenueAITC
Year1990
ProceedingsITC

Browse the full ITC paper archive.