Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ITC
/
Paper
Efficient Logic Verification and Test Validation for MOS LSI Circuits.
Kaoru Okazaki
,
Toshihiko Yahara
Venue
A
ITC
Year
1981
Proceedings
ITC
DBLP record
conf/itc/OkazakiY81 ↗
Browse the full
ITC paper archive
.