A Test Generation Method for Sequential Circuits Based on Maximum Utilization of Internal States.

Toshinobu Ono, Masaaki Yoshida

Browse the full ITC paper archive.