Scan Design Oriented Test Technique for VLSI's Using ATE.

Yasuji Oyama, Toshinobu Kanai, Hironobu Niijima

Browse the full ITC paper archive.