Empirical failure analysis and validation of fault models in CMOS VLSI.

Ashish Pancholy, Janusz Rajski, Larry J. McNaughton

Browse the full ITC paper archive.