A diagnostic test generation procedure for synchronous sequential circuits based on test elimination.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full ITC paper archive.