Skip to content

Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery.

Sudeep Puligundla, Fulvio Spagna, Lidong Chen, Amanda Tran

VenueAITC
Year2010
ProceedingsITC

Browse the full ITC paper archive.