Development of Fault Model and Test Algorithms for Embedded DRAMs.

Manoj Sachdev, Math Verstraelen

Browse the full ITC paper archive.