Fault Injection for Verifying Testability at the VHDL Level.

S. R. Seward, Parag K. Lala

Browse the full ITC paper archive.