Register-transfer level fault modeling and test evaluation techniques for VLSI circuits.

Pradip A. Thaker, Vishwani D. Agrawal, Mona E. Zaghloul

Browse the full ITC paper archive.